Abstract. A Sub-1V, MOS-only Voltage Reference Circuit (VRC) has been proposed with the utmost of transistors working as subthreshold region for low-supply and low-power applications. A supplyinsensitive current is passed to Active Load Circuit (ALC) for supply and temperature independence at the output reference voltage. It has four current mirrors connected in a closed loop configuration to generate a supply-independent current which is passed through the ALC resulting supply and temperature insensitive output reference voltage. The ALC has a combination of two subthreshold NMOS transistors having different threshold voltages. The presented VRC is simulated using standard 90 nm CMOS model for 0.25-1 V supply voltage range. The simulation result gives minimum operating voltage required as 0.25 V for which all transistors work in their respective region of operation. For the supply range of 0.25-1 V, the obtained mean voltage reference is 100.4 mV with the line regulation of 0.186 mV/V. The Temperature Coefficient (TC) of 51 ppm/
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Introduction
The reference voltage generator circuits are the vital block of analog as well as the mixed analog System on Chip (SoC). These are used virtually in every digital and analog system to generate a biasing voltage insensitive to temperature, supply voltage, and process parameters. For the need of ultra-low-power and lowvoltage applications like portable multimedia devices and compact medical devices, the use of BJTs for conventional bandgap references is restricted as it cannot satisfy the demand of low-power, as well as compact area requirements of today's need of technology as it has bulky size and higher bandgap voltage i.e. in the range of around 1.2 [1] . This demand of low-voltage and low-power applications is fulfilled by a Sub-1V VRCs with most of the MOS transistors of the designed circuit operating in the subthreshold region.
Many of the recent studies for generating reference voltage and current focus on the subthreshold region operation of MOSFET devices and the VRCs employing MOSFETs operating in the subthreshold region have emerged as the core research area for low-voltage and low-power applications [2] and [3] . The previously designed VRCs employing resistors and BJTs [4] , [5] , [6] , [7] , [8] , [9] , [10] , [11] and [12] has larger area occupation, power dissipation, and need high supply. Then, the CMOS VRCs employing the subthreshold operating MOS transistors using resistors as in [13] , [14] , [15] and [16] employed for low-power circuits. Now, the new circuits without using resistors and BJTs are proposed in [17] , [18] , [19] , [20] , [21] , [22] , [23] and [24] . Another resistorless VRC is proposed in [25] , which has used two different types of transistors as High V T H (HVT) and Standard V T H (SVT) for generating the supplyindependent current. Here HVT works in the subthreshold region and other transistors work in the sat-uration region. This circuit has supply voltage range of 0.9 V to 4 V and has supply current of 40 nA at 0.9 V supply. It gives reference voltage of 670 mV. Another CMOS subthreshold VRC for low-voltage and low-power without resistor and BJT is presented in [21] . It has used a bulk driven technique to generate the supply independent current where most of the transistors are working in the subthreshold region. It reduces power by using bulk driven technique and the subthreshold MOS operation. It has PSRR of −44 dB at 100 Hz and line regulation of 1.7 mV/V. In [27] , a resistorless VRC is implemented using BJTs for better power supply noise attenuation and low TC. Its output voltage is a combination of CTAT, threshold voltage and PTAT voltage. All its transistors are working in strong inversion region hence it has high working voltage with power dissipation in around microwatts. The above discussion concludes that most of the reported circuits operate at high supply voltage and have higher power dissipation. They also have high power supply noise effect at the output.
The presented work is a circuital modification to the work presented in [21] to overcome the performance parameters especially in terms of PSRR and Line Regulation. The proposed work is a Sub-1V, Looped Current Mirror Voltage Reference (LCMVR) using MOS-only transistors operating in the subthreshold region for a very low-supply voltage of only 0.25 V resulting in low output generated current, hence reduced power dissipation. The looped current mirror network provides extra transconductance and output resistance terms for improving PSRR than [21] and [26] . The proposed LCMVR provides a current of 131.8 nA with 0.25 V supply voltage at room temperature. This current is fed through the ALC to have temperature independence of output voltage. The obtained output voltage is 100.4 mV with the TC of 51 ppm/
• C at 0.25 V supply.
The remaining contents of this paper are organized in the following sections. Section 2. explains the basic operating principle of the proposed LCMVR. The mathematical analysis for the CGC and the ALC of the proposed LCMVR is given in Sec. 3. Section 4. explains the design consideration of the proposed VRC. The analysis of simulation results and its comparison with the recent works for low-power application is discussed in Sec. 5. The conclusion of the paper is given in Sec. 6.
Operating Principle
There are different ways to design a VRC and one of the ways is by using the subthreshold operation mode of transistors. The basic operating principle is shown in Fig. 1 , where utmost of the transistors are operat- ing in the subthreshold region. All the transistors of the proposed core circuit are having SVT except M5 as HVT. The HVT transistor shown in Fig. 1 is represented by a thicker line for gate region. The HVT transistor is body biased with V GS6 to reduce the effect of temperature variation on the output voltage. A supply-independent current is mirrored to ALC having transistors M2-M6 operating in the subthreshold region. The NMOS transistor operating in the subthreshold region has a current in relation to an exponential function of drain to source voltage, V DS and gate to source voltage, V GS which is given by [26] as:
where
T , V T H is the threshold voltage of the MOS, µ is the mobility of the carrier, C ox is the gate-oxide capacitance per unit area, W/L is the aspect ratio, η is the subthreshold slope parameter and V T is the thermal voltage. For V DS V T , the current I sub is nearly independent of V DS and given as:
From Fig. 1 , the V REF obtained as the difference of gate to source voltages of M4 and M5 as:
Further, the temperature compensation is obtained by selecting required aspect ratio for transistors M4, M5, and M6 obtained by the condition when
This gives a voltage reference, V REF as invariant as possible to both supply voltage as well as the temperature variations.
Circuit Description
The proposed VRC consists of start-up circuit, supply independent Current Generator Circuit (CGC) followed by an ALC is shown in Fig. 2 
Current Generator Circuit
To obtain a nano-ampere supply current reference, the looped current mirrors are used along with bulk-driven transistors without any resistance, as shown in Fig. 2 . This CGC delivers a current as insensitive as possible to power supply variations, as shown in Fig. 11 . The concept of the looped current mirror is employed by using four current mirrors used to bootstrap the output current I 8 to the I 7 branch to give a supply independent output current. Here, V DD independent current will circulate around the loop, sustaining similar nature of current in left and right branches as I 7 and I 8 indefinitely. This loop of the current mirror reduces the effect of supply voltage variation on the generated current; hence the output reference voltage has better PSRR and better line regulation than [21] . The core components of the current generation circuit include the transistors M1, M2, M7, M8 and M9 defining the value of generated nano-ampere current, I 8 . The transistors M3 and M4 provide equal current to transistors M1 and M7 and transistors M5 and M6 copy the current of transistor M8 to transistor M2 in the ratio of K 5 /K 6 . The transistors M2 and M9 are biased to work in saturation and moderate inversion, deep-triode region of MOS, respectively. The saturation current of MOS is given by
where λ is the channel length modulation constant.
The transistors M2, M8 and M9 are having the effect of body biasing on its threshold voltage. The expression of the threshold voltage for body effect is given by [23] as:
where Φ F is the Fermi potential, V T H0 is the threshold voltage with no body bias, V SB is the source to body voltage, and γ is the body effect coefficient of the MOSFET.
The transistor M9 biased in the deep-triode region works as a MOS resistor and its resistance is given by
From Fig. 2 , it is observed that
As M7 and M8 are working in the subthreshold region, then from Eq. (2) and Eq. (8), we get the expression of V o as:
where I 7 and I 8 are the currents of transistor M7 and M8, respectively. The current ratio is given by used current mirrors:
From Eq. (6), Eq. (9) and Eq. (10), we get the following expression for V o as
From Eq. (7) and Eq. (11), we get
Considering the biasing conditions of transistors M2 and M9 and neglecting the channel length modulation (λ = 0), following is observed:
By substituting the value of (V GS9 − V T H9 ) in Eq. (12) and simplifying, we get
The current expression obtained by Eq. (14) is insensitive to the supply voltage. Further, this supply independent current is fed to the ALC transistors operating in the subthreshold region for temperature compensation.
Active Load Circuit
The ALC has transistors numbered from M10 to M14, operating in the subthreshold region. The supply independent current, I 8 is injected to ALC via PMOS current mirror consisting transistors M6, M10, and M11. In Fig. 2 , the gate to source voltage difference of transistor M12 and M13 gives expression of V REF which is given by using Eq. (2) and Eq. (3) as:
where V * T H13 is body biased threshold voltage of M13 which is given by Eq. (2) and Eq. (6) as: The first two terms of Eq. (17) represent a PTAT voltage and the last two terms represent a CTAT voltage. The combination of these PTAT and CTAT voltage gives an output voltage independent of temperature variations. By adjusting the transistor dimensions of Eq. (17), a temperature and supply independent output reference voltage is obtained. From Eq. (2), the V GS of transistors operating in the subthreshold region consists of CTAT threshold voltage and PTAT thermal voltage. The variation of CTAT and PTAT components of V GS12 and V GS13 is shown in Fig. 3 . From Eq. (3), the subtraction of these two V GS voltages of M12 and M13 result in a temperature independent output reference voltage.
Start-Up Circuit
The start-up circuit consists of transistors numbered from MS1 to MS5, and is shown in Fig. 2 . It is similar to the one proposed in [21] but differ in the way startup transistors are connected to lower the gate voltage of PMOS transistor M3. Here, transistor MS2 is made to work as a capacitor used to turn off the transistor MS3 when core circuit of proposed LCMVR is working in normal mode to save the further power dissipation by start-up circuit components. When the power supply voltage is turned ON, it charges the MOS-capacitor MS2 to high, turning MS3 ON. This will lower the gate of M3 to start the looped CGC and the whole reference circuit, and subsequently, MS1 starts conducting using current mirror consisting of MS4 and MS5. Consequently, MS2 is discharged to a lower voltage resulting MS3 turns OFF, separating start-up circuit from the core part of the circuit for power saving.
PSRR Analysis
The PSRR (Power Supply Rejection Ratio) is analyzed using a small-signal model of the proposed LCMVR. Figure 4 shows the small-signal equivalent of the out- put branch of the CGC and ALC. Here, output resistance, r o and transconductance, g m of the subthreshold transistors using Eq. (1) is given as
Here, the noise effect is considered in CGC. This noise effect is contributed to the output reference voltage through current mirrors in the ALC. The noise effect from M6 of CGC to ALC via current mirror M10 and M11 is taken as path0 and path1 respectively. Considering the path0, following equations can be derived from Fig. 4 using KVL and KCL as:
From Eq. (20) and Eq. (21), we get the value of v 6,D as:
From Eq. (22) and Eq. (24), we get the value of v 12,D as:
From Eq. (23), Eq. (24), and Eq. (25), the expression for noise contribution to v ref by path0 is given as:
Considering the path1, following equation can be derived from Fig. 4 using KVL as:
The noise effect on body biased threshold voltage of M13 can be observed by Eq. (6) as:
This noise effect from path1 on body biased V T H directly affects the V GS13 . Consecutively, this change in the threshold voltage changes the output reference voltage. Thus, the voltage gain is given as:
Then, from Eq. (24), Eq. (27), and Eq. (29) the expression for noise content in V REF by path1 is given as
It can be observed that Eq. (26) 
4.
Design Consideration
Transistor Biasing
The CGC comprises of transistors M2, M3, M6 and M7 in diode-connected mode resulting in most of the supply voltage drop on the other transistors connected in these branches i.e. M1, M4, M5, M8 and M9. The V T H of M2 and M9 is found to be 121 mV and the V T H of M1 is 137 mV then the V GS of these transistors are made to 124 mV to make sure M2 is biased in saturation, M9 is biased in deep triode region, and M1 is biased in the subthreshold region. Further, it can be noted that the condition for deep-triode region operation of M9 is V DS << 2V dsat , which is satisfied with V DS9 = 26 mV and V dsat9 = 57 mV. When I-V characteristic is plotted for M9, it gives a linear relation verifying the voltage-dependent resistor nature of M9.
Here, it can be noted that since each diode-connected device is nursed by a current mirror then the output current will be independent of the supply voltage. The branches I 1 and I 2 are used to provide a biasing for deep-triode region transistor M9 working as a resistor and also it provides more parameters to control the PSRR and output noise.
Minimum Supply Current
The current consumption is mainly due to the transistor M2 and M9, where M2 is operating in saturation region, and M9 is operating in the deep-triode region. The dimensions of transistor M2 and M9 are selected as the minimum possible value of W min /L max to reduce the circuit current consumption. The current in M2 can be given as:
Further, I 2 is reduced by reducing the ratio K 5 K 8 /K 6 K 7 to minimum possible such that the PSRR should maximize which is decided by the high conductance of the transistor M8. Also, the transistor M1 is minimal sized to reduce the feedback current to M7 resulting in the lower supply current. The dimensions of all transistors of proposed LCMVR, in Width (µm)/Length (µm) format for respective MOSFET is shown in Fig. 2 . Here, higher transistor length is taken to minimize the channel length modulation effect. 
Body Biased Transistors
The proposed LCMVR uses body biased transistors operating in their respective mode of operation. The analysis of the threshold voltage of these body biased transistors is shown in Fig. 5 and Fig. 6 . This indicates very less variation of the threshold voltage of different body biased transistors with respect of source to body voltage variation for complete operating range of supply voltage from 0.25 V to 1 V. Further, it is observed that these body biased transistors have very low i bs , i bd , and i bulk in order of pico or femto amperes. Therefore, it is concluded that there is no latch-up or bulk diode forward bias due to these body biased transistors.
Simulation Results

Simulation Framework
The proposed Sub-1V, subthreshold MOS-only LCMVR is implemented in 90 nm CMOS technology.
The minimum supply voltage of 0.25 V is used for circuit simulations. Cadence Virtuoso EDA tool with SPECTRE simulator is used for simulation purposes.
The variability analysis is done using Monte Carlo analysis for 0.25 V supply voltage at room temperature. The line regulation is given by ∆V REF /∆V DD in mV/V and the TC is expressed as Figure 7 shows the extracted layout of the proposed LCMVR having an active area of 0.000268 mm 2 . 
Result Analysis
In Fig. 8 In Fig. 8 , when NMOS is fast, the V REF is lower than typical value as the difference of threshold voltage of M12 and M13 is less due to the lower threshold voltage of HVT and SVT transistors for the fast corner. Similarly, for the slow corner of NMOS, the V REF is higher than typical value. When PMOS is fast, V T H10 is low hence V DS10 is low. But V DS10 + V GS13 is constant to V DD , so V GS13 is high resulting V REF higher. Similarly, when PMOS is slow, the V REF is lower than when PMOS is fast. Figure 11 shows the variation of supply current at different V DD for different process corners. It shows less variation w.r.t. V DD but slight variation for process corners. The supply current of 131.8 nA is recorded for 0.25 V supply at 27
• C for typical corner. This gives the minimum power dissipation of around 0.25 V supply at room temperature, the PSRR is best at FF corner and worst at FS corner valued −54 dB and −44 dB, respectively. At FF corner, the conductivity of transistors is high, resulting in higher PSRR. The sensitivity of the output reference voltage, V REF , is evaluated using a 1000 point Monte Carlo simulation by considering the mismatch and process variations in all the transistors of the proposed circuit. The histogram of V REF after Monte Carlo simulation with V DD = 0.25 V at room temperature is shown in Fig. 13 for typical process corner. This results in a mean value of 100.425 mV and the standard deviation, (σ) of 1.72 mV. Also, the complete result of Monte Carlo simulation for different corners is compiled in Tab. 1. Figure 14 shows the histogram of V REF for
Monte Carlo simulation with the varying temperature at V DD = 0.25 V for typical corner. It results in a mean of 100.176 mV and σ of 1.68 mV, which is comparable to results obtained in Fig. 13 . This shows that the LCMVR is less dependent on mismatch and process variation effects. The analysis of start-up circuit for setting the stable operating mode of the proposed VRC is performed by transient analysis, applying a pulse input voltage as input supply with a rise time of 1 µs for TT, SS, SF, FS, and FF process corners at room temperature. After around 2 µs, the output reference voltage, V REF is settled as constant and the core reference circuit is said, working in normal mode. Figure 16 shows the transient analysis of proposed LCMVR for different process corners with pulse supply voltage. Finally, Tab. 2 shows the comparative analysis of proposed LCMVR and VRC of [21] for the same MOS technology environment. From the results shown in Tab. 2, it is concluded that the proposed LCMVR has better performance in terms of PSRR, and LR than work reported in [21] . [15] as:
It can be observed that the proposed LCMVR needs very low supply voltage compared to all of the reported work. It dissipates very low power than [7] , [9] , [27] , and [28] and has comparable power consumption as [25] , [26] , and [29] . It has high PSRR value among most of the reported literature except [7] , [10] , [14] , and [15] where [10] uses pre-regulator technique and [14] uses an extra capacitor to enhance PSRR. The proposed LCMVR has best line regulation among all reported works. The TC of the proposed LCMVR is comparable to [9] and better than [5] , [15] , [17] , [19] , and [22] . It has the smallest active area compared to all the reported work in this paper. Its output noise performance is better than [11] , [17] , [22] , and [30] . Overall this work has comparable TC, power dissipation, high PSRR and best line regulation and FOM to the recent works in the subthreshold VRC designs.
Conclusion
A Sub-1V, subthreshold reference is realized in standard 90 nm CMOS technology for low-voltage and lowpower applications with the utmost of the transistors working in the subthreshold region. Supply independent current is generated by a looped current mirror, which is allowed to pass through an ALC to generate the voltage reference. The circuit operates with 33 nW power dissipation, 131.8 nA supply current with 0.25 V supply voltage at 27
• C. The obtained reference voltage is 100.4 mV with the line sensitivity of 0.186 mV/V. A temperature coefficient of 51 ppm/
• C is achieved at room temperature. The proposed LCMVR exhibits a PSRR of −52.5 dB at 100 Hz. It also has a very small active area of 0.000268 mm 2 .
